View SL28PCIE16ALCT_8994251.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

eproclock ? pci express gen 2 & gen 3 clock generator sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 1 of 12 400 west cesar chavez, austin, tx 78701 1+( 512) 416-8500 1+(512) 416-9669 www.silabs.com features ? optimized 100 mhz operating frequencies to meet the next generation pci-express gen 2 & gen 3 ? low power push-pull type differential output buffers ? integrated voltage regulator ? integrated resistors on differential clocks ? six 100-mhz differential src clocks ? low jitter (<50ps) ? 25mhz crystal input or clock input ? eproclock ? programmable technology ?i 2 c support with readback capabilities ? triangular spread spectrum profile for maximum electromagnetic interference (emi) reduction ? industrial temperature -40 o c to 85 o c ? 3.3v power supply ? 32-pin qfn package block diagram pin configuration pll 1 (ssc) logic core divider sclk sdata src [5:0] xin xout eproclock technology vr crystal/ clkin
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 2 of 12 32-qfn pin definitions eproclock ? programmable technology eproclock ? is the world?s first non-volatile programmable clock. the eproclock ? technology allows board designer to promptly achieve optimum compliance and clock signal integrity; historically, attainable typically through device and/or board redesigns. eproclock ? technology can be configured through smbus or hard coded. features: - > 4000 bits of configurations - can be configured through smbus or hard coded - custom frequency sets - differential skew control on true or compliment or both - differential duty cycle control on true or compliment or both - differential amplitude control - differential and single-ended slew rate control - program internal or external series resistor on single-ended clocks - program different spread profiles - program different spread modulation rate pin no. name type description 1 vdd_src pwr 3.3v power supply 2 vdd_src pwr 3.3v power supply 3 nc nc no connect. 4 vss gnd ground 5 vss gnd ground 6 src0 o, dif 100mhz true differential serial reference clock 7 src0# o, dif 100mhz complement differential serial reference clock 8 vdd_src pwr 3.3v power supply 9 src1 o, dif 100mhz true differential serial reference clock 10 src1# o, dif 100mhz complement differential serial reference clock 11 src2 o, dif 100mhz true differential serial reference clock 12 src2# o, dif 100mhz complement differential serial reference clock 13 vss_src gnd ground 14 vdd_src pwr 3.3v power supply 15 src3# o, dif 100mhz complement differential serial reference clock 16 src3 o, dif 100mhz true differential serial reference clock 17 src4# o, dif 100mhz complement differential serial reference clock 18 src4 o, dif 100mhz true differential serial reference clock 19 vdd_src pwr 3.3v power supply 20 src5# o, dif 100mhz complement differential serial reference clock 21 src5 o, dif 100mhz true differential serial reference clock 22 vss_src gnd ground 23 sclk i smbus compatible sclock 24 sdata i/o smbus compatible sdata 25 xout o 25.00mhz crystal output, float xout if using only clkin (clock input) 26 xin / clkin i 25.00mhz crystal input or 3.3v, 25mhz clock input 27 vss_core gnd ground 28 nc nc no connect. 29 vdd_core pwr 3.3v power supply 30 vdd_src pwr 3.3v power supply 31 nc nc no connect. 32 vss_src gnd ground
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 3 of 12 serial data interface to enhance the flexibility and functi on of the clock synthesizer, a two-signal serial interface is provided. through the serial data interface, various device functions, such as individual clock output buffers are individually enabled or disabled. the registers associated with the serial data interface initialize to their default setting at power-up. the use of this interface is optional. clock device register changes are normally made at system initialization, if any are required. the interface cannot be used during system operation for power management functions. data protocol the clock driver serial protocol accepts byte write, byte read, block write, and block read opera tions from the controller. for block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. for byte write and byte read operations, the system controller can access individually indexed bytes. the offset of the indexed byte is encoded in the command code described in ta ble 1 . the block write and block read protocol is outlined in table 2 while table 3 outlines byte write and byte read protocol. the slave receiver address is 11010010 (d2h). control registers table 1. command code definition bit description 7 0 = block read or block write operation, 1 = byte read or byte write operation (6:0) byte offset for byte read or byte wr ite operation. for block read or block writ e operations, these bits should be '0000000 ' table 2. block read and block write protocol block write protocol block read protocol bit description bit description 1start 1start 8:2 slave address?7 bits 8:2 slave address?7 bits 9 write 9 write 10 acknowledge from slave 10 acknowledge from slave 18:11 command code?8 bits 18:11 command code?8 bits 19 acknowledge from slave 19 acknowledge from slave 27:20 byte count?8 bits 20 repeat start 28 acknowledge from slave 27:21 slave address?7 bits 36:29 data byte 1?8 bits 28 read = 1 37 acknowledge from slave 29 acknowledge from slave 45:38 data byte 2?8 bits 37:30 byte count from slave?8 bits 46 acknowledge from slave 38 acknowledge .... data byte /slave acknowledges 46:39 data byte 1 from slave?8 bits .... data byte n?8 bits 47 acknowledge .... acknowledge from slave 55:48 data byte 2 from slave?8 bits .... stop 56 acknowledge .... data bytes from slave / acknowledge .... data byte n from slave?8 bits .... not acknowledge .... stop table 3. byte read and byte write protocol byte write protocol byte read protocol bit description bit description 1start 1start
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 4 of 12 8:2 slave address?7 bits 8:2 slave address?7 bits 9write 9write 10 acknowledge from slave 10 acknowledge from slave 18:11 command code?8 bits 18:11 command code?8 bits 19 acknowledge from slave 19 acknowledge from slave 27:20 data byte?8 bits 20 repeated start 28 acknowledge from slave 27:21 slave address?7 bits 29 stop 28 read 29 acknowledge from slave 37:30 data from slave?8 bits 38 not acknowledge 39 stop byte 0: control register 0 bit @pup name description 7 0 reserved reserved 6 0 reserved reserved 5 1 spread enable enable spread for src outputs 0=disable, 1= -0.5% 4 0 reserved reserved 3 0 reserved reserved 2 0 reserved reserved 1 0 reserved reserved 0 0 reserved reserved table 3. byte read and byte write protocol byte 1: control register 1 bit @pup name description 7 0 reserved reserved 6 1 src0_oe output enable for src0 0 = output disabled, 1 = output enabled 5 0 reserved reserved 4 0 reserved reserved 3 1 src1_oe output enable for src1 0 = output disabled, 1 = output enabled 2 1 reserved reserved 1 0 reserved reserved 0 0 reserved reserved byte 2: control register 2 bit @pup name description 7 0 reserved reserved 6 0 reserved reserved 5 0 reserved reserved 4 0 reserved reserved 3 0 reserved reserved 2 0 reserved reserved
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 5 of 12 1 0 reserved reserved 0 0 reserved reserved byte 2: control register 2 (continued) bit @pup name description byte 3: control register 3 bit @pup name description 7 1 src4_oe output enable for src4 0 = output disabled, 1 = output enabled 6 1 src5_oe output enable for src5 0 = output disabled, 1 = output enabled 5 0 reserved reserved 4 0 reserved reserved 3 0 reserved reserved 2 0 reserved reserved 1 0 reserved reserved 0 0 reserved reserved byte 4: control register 4 bit @pup name description 7 0 reserved reserved 6 0 reserved reserved 5 1 reserved reserved 4 0 reserved reserved 3 0 reserved reserved 2 0 reserved reserved 1 0 reserved reserved 0 0 reserved reserved byte 5: control register 5 bit @pup name description 7 0 reserved reserved 6 0 reserved reserved 5 0 reserved reserved 4 1 reserved reserved 3 0 reserved reserved 2 0 reserved reserved 1 0 reserved reserved 0 0 reserved reserved byte 6: control register 6 bit @pup name description 7 0 src[5:4]_amp1 src[5:4] amplitude adjustment 00= 700mv, 01=800mv, 10=900mv, 11= 1000mv 6 1 src[5:4]_amp0
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 6 of 12 5 0 src[3:1]_amp1 src[3:1] amplitude adjustment 00= 700mv, 01=800mv, 10=900mv, 11= 1000mv 4 1 src[3:1]_amp0 3 0 reserved reserved 2 1 reserved reserved 1 0 src0_amp1 src0 amplitude adjustment 00= 700mv, 01=800mv, 10=900mv, 11= 1000mv 0 1 src0_amp0 byte 6: control register 6 byte 7: vendor id bit @pup name description 7 0 rev code bit 3 revision code bit 3 6 0 rev code bit 2 revision code bit 2 5 0 rev code bit 1 revision code bit 1 4 1 rev code bit 0 revision code bit 0 3 1 vendor id bit 3 vendor id bit 3 2 0 vendor id bit 2 vendor id bit 2 1 0 vendor id bit 1 vendor id bit 1 0 0 vendor id bit 0 vendor id bit 0 byte 8: control register 8 bit @pup name description 7 0 reserved reserved 6 0 reserved reserved 5 0 reserved reserved 4 0 bc4 byte count register for block read operation. the default value for byte count is 9. in order to read beyond byte 9, the user should change the byte count limit.to or beyond the byte that is desired to be read. 31 bc3 21 bc2 11 bc1 01 bc0 byte 9: control register 9 bit @pup name description 7 0 reserved reserved 6 1 src3_oe output enable for src3 0 = output disabled, 1 = output enabled 5 1 src2_oe output enable for src2 0 = output disabled, 1 = output enabled 4 0 reserved reserved 3 0 reserved reserved 2 0 reserved reserved 1 0 reserved reserved 0 1 reserved reserved
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 7 of 12 absolute maximum conditions parameter description condition min. max. unit v dd_3.3v main supply voltage functional ? 4.6 v v in input voltage relative to v ss ?0.5 4.6 v dc t s temperature, storage non-functional ?65 150 c t a industrial temperature, operating ambient functional ?40 85 c t a commercial temperature, operating ambient functional 0 85 c t j temperature, junction functional ? 150 c ? jc dissipation, junction to case jedec (jesd 51) ? 20 c/ w ? ja dissipation, junction to ambient jedec (jesd 51) ? 60 c/ w esd hbm esd protection (human body model) jedec (jesd 22 - a114) 2000 ? v ul-94 flammability rating ul (class) v?0 multiple supplies: the voltage on any input or i/o pin cannot exceed the power pin during power-up. power supply sequencing is not required. dc electrical specifications parameter description c ondition min. max. unit vdd core 3.3v operating voltage 3.3 5% 3.135 3.465 v v ih 3.3v input high voltage single-ended clock 2.0 v dd + 0.3 v v il 3.3v input low voltage single-ended clock v ss ? 0.3 0.8 v v ihi2c input high voltage sdata, sclk 2.2 ? v v ili2c input low voltage sdata, sclk ? 1.0 v i ih input high leakage current except in ternal pull-down resistors, 0 < v in < v dd ?5 ? a i il input low leakage current except in ternal pull-up resistors, 0 < v in < v dd ?5 ? ? a v oh 3.3v output high voltage (diff) 0.7 0.9 v v ol 3.3v output low voltage (diff) ? 0.4 v i oz high-impedance output current ?10 10 ? a c in input pin capacitance 1.5 5 pf c out output pin capacitance 6 pf l in pin inductance ? 7 nh i dd_3.3v dynamic supply current differential clocks with 7? traces and 2pf load. ? 65 ma
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 8 of 12 ac electrical specifications parameter description condition min. max. unit crystal l acc long-term accuracy measured at vdd/2 differential ? 250 ppm clock input t dc clkin duty cycle measured at vdd/2 47 53 % t r /t f clkin rise and fall times measured between 0.2v dd and 0.8v dd 0.5 4.0 v/ns t ccj clkin cycle to cycle jitter measured at vdd/2 ? 250 ps t ltj clkin long term jitter measured at vdd/2 ? 350 ps v ih input high voltage xin / clkin pin 2 vdd+0.3 v v il input low voltage xin / clkin pin ? 0.8 v i ih input high current xin / clkin pin, vin = vdd ? 35 ua i il input low current xin / clkin pin, 0 < vin <0.8 ?35 ? ua src at 0.7v t dc src duty cycle measured at 0v differential 45 55 % t period 100 mhz src period measured at 0v differential at 0.1s 9.99900 10.0010 ns t periodss 100 mhz src period, ssc measured at 0v differential at 0.1s 10.02406 10.02607 ns t periodabs 100 mhz src absolute period measured at 0v differential at 1 clock 9.87400 10.1260 ns t periodssabs 100 mhz src absolute period, ssc meas ured at 0v differential at 1 clock 9.87406 10.1762 ns t ccj src cycle to cycle jitter measured at 0v differential ? 50 ps rms gen1 output pcie* gen1 refclk phase jitter ber = 1e-12 (including pll bw 8 - 16 mhz, = 0.54, td=10 ns, ftrk=1.5 mhz) 0108ps rms gen2 output pcie* gen2 refclk phase jitter includes pll bw 8 - 16 mhz, jitter peaking = 3db, = 0.54, td=10 ns), low band, f < 1.5mhz 03.0ps rms gen2 output pcie* gen2 refclk phase jitter includes pll bw 8 - 16 mhz, jitter peaking = 3db, = 0.54, td=10 ns), low band, f < 1.5mhz 03.1ps rms gen3 output phase jitter impact ? pcie* gen3 includes pll bw 2 - 4 mhz, cdr = 10mhz) 01.0ps l acc src long term accuracy measured at 0v differential ? 100 ppm t r / t f src rising/falling slew rate measured differentially from 150 mv 2.5 8 v/ns v high voltage high 1.15 v v low voltage low ?0.3 ? v v ox crossing point voltage at 0.7v swing 300 550 mv enable/disable and set-up t stable clock stabilization from power-up ? 1.8 ms t ss stopclock set-up time 10.0 ? ns
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 9 of 12 test and measurement set-up this diagram shows the test load configur ation for the differential clock signals figure 1. 0.7v differential load configuration figure 2. differential measurement for differentia l output signals (for ac parameters measurement)
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 10 of 12 figure 3. single-ended measurement for differentia l output signals (for ac parameters measurement)
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 11 of 12 ordering information part number package type product flow lead-free sl28pcie16alc 32-pin qfn commercial, 0 ? to 85 ? c SL28PCIE16ALCT 32-pin qfn?tape and reel commercial, 0 ? to 85 ? c sl28pcie16ali 32-pin qfn industrial, -40 ? to 85 ? c sl28pcie16alit 32-pin qfn?tape and reel industrial, -40 ? to 85 ? c package diagrams 32-lead qfn 5 x 5mm
sl28pcie16 doc#: sp-ap-0790 (rev. 0.3) page 12 of 12 document history page document title: sl28pcie16 pc eproclock ? pci express gen 2 & gen 3 clock generator doc#: sp-ap-0790 (rev. 0.3) rev. issue date orig. of change description of change aa 11/15/10 jma initial release aa 12/15/10 trp 1. updated control registers 2. updated voh/vol spec 3. removed idd_pd spec 4. updated foot note ab 1/13/11 trp 1. updated idd current 2. updated byte8 default 3. removed skew spec
http://www.silabs.com silicon laboratories inc. 400 west cesar chavez austin, tx 78701 usa clockbuilder pro one-click access to timing tools, documentation, software, source code libraries & more. available for windows and ios (cbgo only). www.silabs.com/cbpro timing portfolio www.silabs.com/timing sw/hw www.silabs.com/cbpro quality www.silabs.com/quality support and community community.silabs.com disclaimer silicon laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the silicon laboratories products. characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "typical" parameters provided can and do vary in different applications. application examples described herein are for illustrative purposes only. silicon laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. silicon laboratories shall have no liability for the consequences of use of the information supplied herein. this document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. the products are not designed or authorized to be used within any life support system without the specific written consent of silicon laboratories. a "life support system" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. silicon laboratories products are not designed or authorized for military applications. silicon laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. trademark information silicon laboratories inc.? , silicon laboratories?, silicon labs?, silabs? and the silicon labs logo?, bluegiga?, bluegiga logo?, clockbuilder?, cmems?, dspll?, efm?, efm32?, efr, ember?, energy micro, energy micro logo and combinations thereof, "the world?s most energy friendly microcontrollers", ember?, ezlink?, ezradio?, ezradiopro?, gecko?, isomodem?, precision32?, proslic?, simplicity studio?, siphy?, telegesis, the telegesis logo?, usbxpress? and others are trademarks or registered trademarks of silicon laborato - ries inc. arm, cortex, cortex-m3 and thumb are trademarks or registered trademarks of arm holdings. keil is a registered trademark of arm limited. all other products or brand names mentioned herein are trademarks of their respective holders.

▲Up To Search▲

Price & Availability of SL28PCIE16ALCT

	To Download SL28PCIE16ALCT Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .